

# MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code: MCA-101

### **COMPUTER ORGANISATION & ARCHITECTURE**

Time Allotted: 3 Hours

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

#### **GROUP - A**

# ( Multiple Choice Type Questions )

1. Choose the correct alternatives for the following:

 $10 \times 1 = 10$ 

Full Marks: 70

- i) In a stack computer, there is support for
  - a) PUSH and POP instruction only
  - b) Zero address instruction only
  - c) Zero address instruction, PUSH and POP instruction
  - d) None of these.
- ii) The purpose of cache memory in a computer is to
  - a) Ensure fast booting
  - b) Reduce load on CPU registers
  - c) Replace static memory
  - d) Speed up memory access.

1/10017

Turn over

iii)	When signed numbers are used in binary arithmetic, then which one of the following terms would have unique representation for zero?						
		<del>-</del>	_				
	a)	Magnitude		•	1's comple		
• ,	c)	2's compleme	and the second second				
1 <b>V</b> )		v many addres	ss bits a	re re	quirea ior	a 1024 × 8	
		nory ? 1024		1-1	5		
	a)	1024		b)			
	c)			d)	None of th	iese.	
v)	Instruction cycle is a) Fetch-decode-execution						
	b) Decode-fetch-execution					•	
	٠.				•		
	•	Fetch-execut: None of these		ue	. •		
:\	•		O 1 1 C	10 ia	•		
V1)		2's compleme 0010100		b)	11001100		
	c)	11111111		d)		4	
rrii)				uj	11110000	•	
VIII		full form of PSW is Program Status Word					
	b) Password Status Word						
	c) Program Status Work				!		
	d) Password Status Work.						
viii)	•				a high-lew	el language	
* *****	The program that translates a high-level language program to binary is called						
	_	Byte code			Operating	system	
	c)			d).	None of th		
ix)	8085 is a bit microprocessor.						
,	a)	8		b)	16	•	
•	c) .	32		d)	64.		
x)	The data register are sometimes called						
	a) ·	Source progra		b)	Object pro	ogram	
	c)	Byte code		d)	None of th	_	
0017	•		2	. <b>.</b> •	÷		
0017			2				

## **GROUP - B**

# (Short Answer Type Questions)

Answer any three of the following.

 $3 \times 5 = 15$ 

2. Draw a NAND logic diagram that implements the following Boolean function:

 $F(A, B, C, D) = \sum (0,1,2,3,4,8,9,12)$ 

- 3. Design a full adder using two half adder and on OR gate.
- 4. Design a 2 input XOR gate with minimum use of 2 input NAND gate.
- Why Grey code is called reflected code and Excess 3 code is called self complementing code?What is the disadvantage of Grey code? 2 + 2 + 1
- 6. Design a JK flip-flop using SR flip-flop.

#### GROUP - C

# (Long Answer Type Questions)

Answer any three of the following.  $3 \times 15 = 45$ 

- 7. a) Briefly discuss fixed point number representation.
  - b) A three level memory system having cache access time of 15 ns and disk access time of 80 ns has a cache hit ratio of 0.96 and main memory hit ratio of 0.9.

What should be the main memory access time to achieve effective access time of 25 ns.

c) What is DMA?

5 + 5 + 5

1/10017

3

[ Turn over

- 8. a) What is Pipeline? Describe about the performance of pipeline.
  - b) Describe about Stack addressing mode, Register addressing mode, Direct addressing mode, Relative addressing mode.

    2 + 5 + 8
- 9. a) Using the Booth's sequential multiplication method for unsigned number to Multiply + 14 and + 6.
  - Explain the difference between three address, two address, one address and zero address instruction with a given expression: X = (A + B) \* C
  - c) What is op-code? What is instruction code? What is assembler? 5+5+(1+2+2)
- 10. a) Differentiate between CISC and RSC. What is Hardware control Design?
  - b) Describe about Pipeline hazards briefly. What is secondary memory?
  - c) Design and explain a 4 bit arithmetic unit circuit using 4: 1 multiplexer which can perform the operations: add, add with carry, sub with borrow, sub, decrement, transfer A, increment.

- 11. Write short notes on any three of the following:  $3 \times 5$ 
  - a) Virtual Memory
  - b) Instruction Pipeline
  - c) Cache Memory
  - d) Carry Look-ahead Adder (CLA)
  - e) 4:1 Multiplexer.

1/10017