



ENGINEERING & MANAGEMENT EXAMINATIONS, DECEMBER - 2008
COMPUTER ORGANIZATION & ARCHITECTURE
SEMESTER - 1

Time : 3 Hours]

[Full Marks : 70

GROUP - A**(Multiple Choice Type Questions)**

1. Choose the correct alternatives for the following :

10 × 1 = 10

i) 1 nibble is equal to

a) 4 bits

b) 8 bits

c) 12 bits

d) 16 bits.

ii) $364 (8) = \dots\dots\dots (10)$

a) 222

b) 102

c) 244

d) 230.

iii) $6B9 (\text{Hexadecimal}) = \dots\dots\dots (\text{Binary})$

a) 11010111001

b) 01010111010

c) 11110011001

d) 101010101010.

iv) Value of $(a + b'c')' . (ab' + abc) = \dots\dots\dots$

a) zero

b) one

c) a

d) ab.

v) Inter-record gap is related to which one of the following storage devices ?

a) Floppy Disk

b) Hard Disk

c) CD-ROM

d) Magnetic Tape.

vi) Which of the following registers holds an instruction until it is decoded ?

a) Index Register

b) Memory Address Register

c) Instruction Register

d) Data Register.

11019 (5/12)



GROUP - C

(Long Answer Type Questions)


Answer any *three* questions. $3 \times 15 = 45$

7. a) Prove that $(a + b' + c)'. (ab' + abc) = 0$ in Boolean algebra.
- b) Why does 11 come before 10 in the Karnaugh map ?
- c) How many input line(s) and selection line(s) must be present in a demultiplexer that has 32 possible output lines ?
- d) Why is a gated D latch called 'transparent' latch ?
- e) Design a combinational circuit using different logic gates that can convert BCD code to its corresponding Excess-3 code. $2 + 2 + 1 + 2 + 8 = 15$

8. What is pipeline architecture ? What is speed-up, efficiency and throughput of a pipe-lined architecture with reference to non-pipelined architecture. What is locality of reference ? Write down the various ways in addressing cache. Write down the difference between direct, indirect and implicit address instructions.

 $2 + 3 + 2 + 5 + 3 = 15$

9. a) Design a sequential circuit using JK flip-flop which realizes the following scale diagram :



- b) Draw a schematic diagram of Master-Slave JK flip-flop.

- c) Find out the Q value of R if $(125)_R = (203)_5$.

 $8 + 4 + 3 = 15$



10. a) Show how two 4 : 1 MUX can be connected to provide an 8 : 1 MUX.
b) Design a mod 8 synchronous counter.
c) What is vector processing ? $5 + 5 + 5 = 15$
11. a) Design 16×4 bit RAM using 4×2 bit RAM IC modules.
b) What is the difference between memory mapped I/O and I/O mapped I/O ?
c) Briefly explain arithmetic & logic instructions. $6 + 4 + 5 = 15$
12. Write short notes on any *three* of the following : $3 \times 5 = 15$
- a) Self-complementing property of Excess-3 code
b) DMA controller
c) von Neumann architecture
d) Addressing modes.

END